



TFT LCD Preliminary Specification

MODEL NO.: N141I1 - L01

Customer:

Approved by:

Note:

Liquid Crystal Display Division	
QRA Division.	OA Head Division.
Approval	Approval
	



- CONTENTS -

REVISION HISTORY	4
1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	
1.2 FEATURES	
1.3 APPLICATION	
1.4 GENERAL SPECIFICATIONS	
1.5 MECHANICAL SPECIFICATIONS	
2. ABSOLUTE MAXIMUM RATINGS	6
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	
2.2 ELECTRICAL ABSOLUTE RATINGS	
2.2.1 TFT LCD MODULE	
2.2.2 BACKLIGHT UNIT	
3. ELECTRICAL CHARACTERISTICS	8
3.1 TFT LCD MODULE	
3.2 BACKLIGHT UNIT	
4. BLOCK DIAGRAM	12
4.1 TFT LCD MODULE	
4.2 BACKLIGHT UNIT	
5. INPUT TERMINAL PIN ASSIGNMENT	13
5.1 TFT LCD MODULE	
5.2 BACKLIGHT UNIT	
5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL	
5.4 COLOR DATA INPUT ASSIGNMENT	
5.5 EDID DATA STRUCTURE	
6. INVERTER SPECIFICATION	19
6.1 TYPE OF INVERTER CONNECTOR	
6.2 BUILT-IN INVERTER INPUT PIN ASSIGNMENT	
6.2 BUILT-IN INVERTER OUTPUT PIN ASSIGNMENT	
6.4 GENERAL ELECTRICAL SPECIFICATION	
7. INTERFACE TIMING	23
7.1 INPUT SIGNAL TIMING SPECIFICATIONS	
7.2 POWER ON/OFF SEQUENCE	
8. OPTICAL CHARACTERISTICS	25
8.1 TEST CONDITIONS	
8.2 OPTICAL SPECIFICATIONS	
9. PRECAUTIONS	29
9.1 HANDLING PRECAUTIONS	
9.2 STORAGE PRECAUTIONS	
9.3 OPERATION PRECAUTIONS	
10. PACKING	30
10.1 CARTON	
10.2 PALLET	



Issued Date: Jul 15, 2005

Model No.: N141I1 - L01

Preliminary

11. DEFINITION OF LABELS

11.1 CMO MODULE LABEL

11.2 CMO CARTON LABE

11.3 CARTON LABEL

11.4 PALLET LABEL

32

**REVISION HISTORY**

Version	Date	Page (New)	Section	Description
0.0	Feb, 01, '05	All	All	Tentative specification was first issued.
1.0	Jul, 15, '05	All	All	Preliminary specification was first issued.

1. GENERAL DESCRIPTION

1.1 OVERVIEW

N141I1 - L01 is a 14.1" TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins LVDS interface. This module supports 1280 x 800 XGA mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction. The inverter module for Backlight is built in.

1.2 FEATURES

- Thin and Light Weight
- WXGA (1280 x 800 pixels) resolution
- DE only mode
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	303.36(H) X 189.6(V)	mm	(1)
Bezel Opening Area	306.76 (H) x 193 (V)	mm	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1280 x R.G.B. x 800	pixel	-
Pixel Pitch	0.237 (H) x 0.237 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Anti-glare , Haze 26,3H	-	-

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal(H)	319	319.5	320	mm	(1)
	Vertical(V)	205	205.5	206	mm	
	Depth(D)	--	5.2	5.5	mm	
Weight		--	425	440	g	(2)
		--	435	450	g	(3)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Weight without inverter.

Note (3) Weight with inverter.

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)
Shock (Non-Operating)	S _{NOP}	-	200	G	(3), (5)
Vibration (Non-Operating)	V _{NOP}	-	2.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. ($T_a \leq 40^\circ\text{C}$).


(b) Wet-bulb temperature should be 39 °C Max. ($T_a > 40^\circ\text{C}$).

(c) No condensation.

Note (2) The ambient temperature means the temperature of panel surface.


Note (3) 2ms, half sine wave, 1 times for $\pm X$, $\pm Y$, $\pm Z$.

Note (4) 10 ~ 500 Hz, Sweep rate 10min, 30min for X, Y, Z. The fixing condition is shown as below:



Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Relative Humidity (%RH)



2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	V_{CC}	-0.3	+4.0	V	(1)
Logic Input Voltage	V_{IN}	-0.3	$V_{CC}+0.3$	V	

2.2.2 BACKLIGHT UNIT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Lamp Voltage	V_L	-	2.5K	V_{RMS}	(1), (2), $I_L = 6.0\text{ mA}$
Lamp Current	I_L	-	6.5	mA_{RMS}	
Lamp Frequency	F_L	-	80	KHz	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to 3.2 for further information).

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		V _{CC}	3.0	3.3	3.6	V	-
Ripple Voltage		V _{RP}	-	-	100	mV	-
Rush Current		I _{RUSH}	-	-	1.5	A	(2)
Power Supply Current	White	I _{CC}	-	335	375	mA	(3)a
	Black		-	400	450	mA	(3)b
Logical Input Voltage	“H” Level	V _{IL}	-	-	+100	mV	-
	“L” Level	V _{IH}	-100	-	-	mV	-
Terminating Resistor		R _T	-	100	-	Ohm	-
Power per EBL WG		P _{EBL}	-	3.17	-	W	(4)

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:



Vcc rising time is 470us




Note (3) The specified power supply current is under the conditions at V_{CC} = 3.3 V, Ta = 25 ± 2 °C, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.

a. White Pattern



Active Area

b. Black Pattern



Active Area

Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input power. Test conditions are as follows.

(a) $V_{cc} = 3.3\text{ V}$, $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$, $f_v = 60\text{ Hz}$,

(b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.

(c) Luminance: 60 nits.


(d) The inverter used is provided from O2Micro (www.o2micro.com). Please contact O2Mirco for detail information. CMO provides the inverter in this product.

3.2 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Lamp Input Voltage	V _L	603	670	737	V _{RMS}	I _L = 6.0 mA
Lamp Current	I _L	2.0	6.0	6.5	mA _{RMS}	(1)
Lamp Turn On Voltage	V _s	---	---	1360 (25 °C)	V _{RMS}	(2)
		---	---	1500 (0 °C)	V _{RMS}	(2)
Operating Frequency	F _L	50	---	80	KHz	(3)
Lamp Life Time	L _{BL}	15,000	---	---	Hrs	(5)
Power Consumption	P _L	---	4.02	---	W	(4), I _L = 6.0 mA

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:



Note (2) The voltage shown above should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.

Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.

Note (4) $P_L = I_L \times V_L$

Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition Ta = 25 ± 2 °C and I_L = 6 mA_{RMS} until one of the following events occurs:

- (a) When the brightness becomes or lower than 50% of its original value.
- (b) When the effective ignition length becomes or lower than 80% of its original value. (Effective ignition length is defined as an area that has less than 70% brightness compared to the brightness in the center point.)


Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid producing too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform. (Unsymmetrical ratio is less than 5%) Please do not use the inverter

which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- The asymmetry rate of the inverter waveform should be 5% below.
- The distortion rate of the waveform should be within $\sqrt{2} \pm 10\%$.
- The ideal sine wave form shall be symmetric in positive and negative polarities.



* Asymmetry rate:


$$|I_p - I_{-p}| / \text{Max}(I_p, I_{-p}) * 100\%$$

* Distortion rate

$$I_p \text{ (or } I_{-p}) / I_{\text{rms}}$$

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT



5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

Pin	Symbol	Description	Polarity	Remark
1	Vss	Ground		
2	Vcc	Power Supply +3.3 V (typical)		
3	Vcc	Power Supply +3.3 V (typical)		
4	V _{EDID}	DDC 3.3V Power		DDC 3.3V Power
5	BIST	Panel BIST enable		
6	CLK _{EDID}	DDC Clock		DDC Clock
7	DATA _{EDID}	DDC Data		DDC Data
8	Rxin0-	LVDS Differential Data Input	Negative	R0~R5, G0
9	Rxin0+	LVDS Differential Data Input	Positive	
10	Vss	Ground		
11	Rxin1-	LVDS Differential Data Input	Negative	G1~G5, B0, B1
12	Rxin1+	LVDS Differential Data Input	Positive	
13	Vss	Ground		
14	Rxin2-	LVDS Differential Data Input	Negative	B2~B5, DE, Hsync, Vsync
15	Rxin2+	LVDS Differential Data Input	Positive	
16	Vss	Ground		
17	CLK-	LVDS Clock Data Input	Negative	LVDS Level Clock
18	CLK+	LVDS Clock Data Input	Positive	
19	Vss	Ground		
20	NC	Non-Connection		
21	NC	Non-Connection		
22	NC	Non-Connection		
23	NC	Non-Connection		
24	NC	Non-Connection		
25	NC	Non-Connection		
26	NC	Non-Connection		
27	NC	Non-Connection		
28	NC	Non-Connection		
29	NC	Non-Connection		
30	NC	Non-Connection		

Note (1) Connector Part No.: JAE-FI-XB30SL-HF10 or equivalent

Note (2) User's connector Part No: FI-X30C2L or equivalent

Note (3) The first pixel is even.


5.2 BACKLIGHT UNIT

Pin	Symbol	Description	Color
1	HV	High Voltage	Pink
2	LV	Ground	White

Note (1) Connector Part No.: JST- BHSR-02VS-1 or equivalent

Note (2) User's connector Part No.: SM02B-BHSS-1-TB or equivalent

5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL





5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																	
		Red						Green						Blue					
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale Of Green	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	
Gray Scale Of Blue	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	

Note (1) 0: Low Level Voltage, 1: High Level Voltage

5.5 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPD1 standards.

Byte # (decimal)	Byte #(hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header , Fixed	00	00000000
1	1	Header , Fixed	FF	11111111
2	2	Header , Fixed	FF	11111111
3	3	Header , Fixed	FF	11111111
4	4	Header , Fixed	FF	11111111
5	5	Header , Fixed	FF	11111111
6	6	Header , Fixed	FF	11111111
7	7	Header , Fixed	00	00000000
8	8	EISA ID manufacturer name ("CMO")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AF	10101111
10	0A	Product code 1406, (hex, LSB first)	06	00000110
11	0B	Product code 1406, (hex, LSB first)	14	00010100
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed)	00	00000000
17	11	Year of manufacture (fixed)	00	00000000
18	12	EDID structure version # ("1")	01	00000001
19	13	EDID revision # ("3")	03	00000011
20	14	Video I/P definition ("digital")	80	10000000
21	15	Active area horizontal 30.336cm	1E	00011110
22	16	Active area vertical 18.96cm	13	00010011
23	17	gamma * 100-100 = 2.2*100-100=120	78	01111000
24	18	Feature support ("Active off, RGB Color")	0A	00001010
25	19	Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0	04	00000100
26	1A	Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0	8E	10001110
27	1B	Rx=0.590	97	10010111
28	1C	Ry=0.340	57	01010111
29	1D	Gx=0.317	51	01010001
30	1E	Gy=0.535	89	10001001
31	1F	Bx=0.150	26	00100110
32	20	By=0.121	1F	00011111
33	21	Wx=0.315	50	01010000
34	22	Wy=0.330	54	01010100
35	23	Not supported	00	00000000
36	24	Not supported	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001



42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("71 MHz")	BC	10111100
55	37	# 1 71MHz/10000 = 7100 = 1BBCh	1B	00011011
56	38	# 1 HActive(D7-D0) = 1280 mod 256	00	00000000
57	39	# 1 HBlank(D7-D0) = 160 mod 256	A0	10100000
58	3A	# 1 HActive(D11-D8) : HBlank(D11-D8) = 1280/256 : 160/256	50	01010000
59	3B	# 1 VActive(D7-D0) = 800 mod 256	20	00100000
60	3C	# 1 VBlank(D7-D0) = 23 mod 256	17	00010111
61	3D	# 1 VActive(D11-D8) : VBlank(D11-D8) = 800/256 : 23/256	30	00110000
62	3E	# 1 HSyncOffset(D7-D0) = HBorder+HFrontPorch = 48	30	00110000
63	3F	# 1 HSyncWidth(D7-D0) = 32	20	00100000
64	40	# 1 VSyncOffset(D3-D0) : VSyncWidth(D3-D0)	26	00100110
65	41	# 1 HSyncOffset(D9-D8) : HSyncWidth(D9-D8) : VSyncOffset(D5-D4) : VSyncWidth(D5-D4)	00	00000000
66	42	# 1 HImageSize(mm, D7-D0) = 303 mod 256	2F	00101111
67	43	# 1 VImageSize(mm, D7-D0) = 190 mod 256	BE	10111110
68	44	# 1 HImageSize(D11-D8) : VImageSize(D11-D8) = 305/256 : 183/256	10	00010000
69	45	# 1 Hborder=0	00	00000000
70	46	# 1 Vborder=0	00	00000000
71	47	# 1 Flags ("Non-Interlace, Non-Stereo, Digital Separate")	18	00011000
72	48	Detailed timing description # 2	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 FE (hex) defines ASCII string (Model Name "N141I1", ASCII)	FE	11111110
76	4C	# 2 Flag	00	00000000
77	4D	# 2 1 st character of string ("N")	4E	01001110
78	4E	# 2 2 nd character of string ("1")	31	00110001
79	4F	# 2 3 rd character of string ("4")	34	00110100
80	50	# 2 4 th character of string ("1")	31	00110001
81	51	# 2 5 th character of string ("I")	49	01001001
82	52	# 2 6 th character of string ("1")	31	00110001
83	53	# 2 New line character # 2 indicates end of ASCII string	0A	00001010
84	54	# 2 Padding with "Blank" character	20	00100000
85	55	# 2 Padding with "Blank" character	20	00100000
86	56	# 2 Padding with "Blank" character	20	00100000
87	57	# 2 Padding with "Blank" character	20	00100000



88	58	# 2 Padding with "Blank" character	20	00100000
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Vendor "CMO", ASCII)	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 1 st character of string ("N")	4E	01001110
96	60	# 3 2 nd character of string ("1")	31	00110001
97	61	# 3 3 rd character of string ("4")	34	00110100
98	62	# 3 4 th character of string ("1")	31	00110001
99	63	# 3 5 th character of string ("I")	49	01001001
100	64	# 3 6 th character of string ("1")	31	00110001
101	65	# 3 New line character # 3 indicates end of ASCII string	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 FE (hex) defines Monitor name ("Color LCD", ASCII)	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	SMBUS value @ 10nits = 247d	F7	11110111
114	72	SMBUS value @ 17nits = 222d	DE	11011110
115	73	SMBUS value @ 24nits = 206d	CE	11001110
116	74	SMBUS value @ 30nits = 192d	C0	11000000
117	75	SMBUS value @ 60nits = 163d	A3	10100011
118	76	SMBUS value @ 110nits = 109d	6D	01101101
119	77	SMBUS value @ 150nits = 71d	47	01000111
120	78	SMBUS value @ 185nits = 0d	00	00000000
121	79	Numbers of LVDS Receiver chip = 1	01	00000001
122	7A	BIST Enable: Yes = '01' No = '00' ("Yes")	01	00000001
123	7B	# 4 Padding with "Blank" character	0A	00001010
124	7C	# 4 Padding with "Blank" character	20	00100000
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	One-byte checksum of entire 128 bytes EDID equals 00h.	87	10000111

6. INVERTER SPECIFICATION

6.1 TYPE OF INVERTER CONNECTOR

Input connector: LVC-D20SFYG (HONDA)

Output connector: JST SM02B-BHSS-1-TB (JST)

6.2 BUILT-IN INVERTER INPUT PIN ASSIGNMENT

Input connector		Comments
HONDA	LVC-D20SFYG	
Pin	Function	
1	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter
2	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter
3	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter
4	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter
5	GND	Ground
6	NC	No Connection
7	5VALW	This should be used as power source that stores the brightness/contrast values & the circuit that interfaces with SMB_CLK & SMB_DAT
8	GND	Ground
9	SMB_DAT	SMBus interface for sending brightness & contrast information to the inverter/panel
10	SMB_CLK	SMBus interface for sending brightness & contrast information to the inverter/panel
11	GND	Ground
12	FPBACK	Control signal input into the inverter to turn the backlight ON & OFF (1 - ON, 0 - OFF)
13	GND	Ground
14	LAMP_STAT	Lamp status (Feedback, Lamp On = 5v, Lamp Off 0v), from control chip
15 ~ 20	NC	No Connection

6.3 BUILT-IN INVERTER OUTPUT PIN ASSIGNMENT

Output connector		Comments
JST	SM02B-BHSS-1-TB	
Pin	Function	
1	CFL-High	High-voltage output to the CCFL
2	CFL-Low	Low-voltage output to the CCFL

6.4 GENERAL ELECTRICAL SPECIFICATION

6.4.1 Absolute Maximum Ratings

Items	Absolute max. ratings	Note
INV_SRC(V)	-1.0~23.5	
FPBACK/SMB_CLK/SMB_DAT(V)	-1.0~5.5	

6.4.2 Electrical Characteristics

No.	Item	Symbol	Condition	Min.	Typ.	Max.	Unit
1	Input Voltage	INV_SRC		7.5	14.4	21	V
2	Input Signal Level for 5VSUS	5VSUS		4.85	5	5.2	V
3	Input Signal Level for 5VALW	5VALW		4.85	5	5.2	V
4	Input Power	Pin(Max)	Vin=7.5V~21V SMB_DAT=00H	TBD	TBD	TBD	W
5	Lamp Power	Po	Vin=7.5V~21V SMB_DAT=00H	TBD	4.02	4.6	W
6	Backlight ON/OFF Control	FPBACK=ON	Enable the inverter	2.0	-	5.25	V
		FPBACK=OFF	Disable the inverter	-0.3	-	0.8	V
7	Brightness Adjust (Lamp Current Control)	SMB_DAT	Control by SMBus(256 steps dimming control)	FFH	-	00H	-
8	Output Voltage	Vout	IL = 6.0mA(typ)	(603)	(670)	(737)	Vrms
9	Output Current	Iout (Min)	Vin=7.5V~21V SMB_DAT=FFH Ta=25℃, after running 30 min.	2.0	2.3	2.6	mAmps
		Iout (Max)	Vin=7.5V~21V SMB_DAT=00H Ta=25℃, after running 30 min.	5.7	6.0	6.3	mAmps
10	Operation Frequency	Freq	Vin=7.5V~21V	(45)	-	(65)	KHz
11	Burst mode frequency	f _B	Vin=7.5V~21V	200	-	220	Hz
12	Open Lamp Voltage	Vopen	No Load	(1500)	TBD	(1800)	Vrms
13	Striking Time	Ts	No Load	0.6	1	1.4	Sec
14	Efficiency	η	Vin=7.5V, SMB_DAT=00H	(80)	-	-	%

			(RES LOAD=100K ohm)				
15	Start and Delay Time		Vin=14.4V, SMB_DAT=FFH	-	130	200	uS
16	Start –up time (Turn on delay time)		Vin=14.4V, SMB_DAT=00H	-	-	0.1	Sec

Remarks:

(1) Input Voltage

The operating input voltage of inverter shall be defined.

The inverter shall be igniting the CCFL lamp at minimum input voltage at any environment conditions.

(2) On/Off control

Enable: At “ON” condition (FPBACK=Hi), enable the inverter.

Disable: At “OFF” condition (FPB ACK=Lo), disable the inverter.

(3) Quiescent current

At the inverter “OFF” condition, input quiescent should be less than 0.1mA.

(4) Open lamp voltage

The inverter start-up output voltage will be above “Vopen” for “Ts” minimum at any condition under specify until lamp to be ignited. The inverter should be shutdown if lamp ignition was failed in “Ts” maximum. The inverter shall be capable of withstanding the output connections open without component over-stress / fire / smoke /arc.

(5) Burst mode frequency

The burst mode frequency should be in specification in any environment condition and electrical condition.

(6) Power up Overshoot & Undershoot

Overshoot & Undershoot at power up should not exceed the following limits.

Vin	Output current Io(rms)	Io (dl) Overshoot/Undershoot	Settling time (dT)
0→Vin(min.)	Iout(max.)	150% / 50%	5 ms max.
	Iout(min.)		
0→Vin(typ.)	Iout(max.)	150% / 50%	5 ms max.
	Iout(min.)		
0→Vin(max.)	Iout(max.)	150% / 50%	5 ms max.
	Iout(min.)		

$$dl = I_{max} - I_o \quad \text{or} \quad dl = (I_o - I_{min}) / I_o$$

(7) Output connections short protection

The inverter shall be capable of withstanding the output connections short without damage or

**CHI MEI**
OPTOELECTRONICS CORP

Issued Date: Jul 15, 2005

Model No.: N141I1 - L01

Preliminary

over-stress. And the inverter maximum input power shall be limited within 1W.

www.panelook.com


7. INTERFACE TIMING

7.1 INPUT SIGNAL TIMING SPECIFICATIONS


The specifications of input signal timing are as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
DCLK	Frequency	1/Tc	50	71.1	80	MHz	-
DE	Vertical Total Time	TV	810	823	2000	TH	-
	Vertical Addressing Time	TVD	800	800	800	TH	-
	Horizontal Total Time	TH	1360	1440	1900	Tc	-
	Horizontal Addressing Time	THD	1280	1280	1280	Tc	-

INPUT SIGNAL TIMING DIAGRAM



7.2 POWER ON/OFF SEQUENCE



Timing Specifications:

$$0.5 < t_1 \leq 10 \text{ msec}$$

$$0 < t_2 \leq 50 \text{ msec}$$

$$0 < t_3 \leq 50 \text{ msec}$$

$$t_4 \geq 500 \text{ msec}$$

$$t_5 \geq 200 \text{ msec}$$

$$t_6 \geq 200 \text{ msec}$$

Note (1) Please avoid floating state of interface signal at invalid period.

Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.

Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.

Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To avoid this phenomenon, we suggest that the Vcc falling time had better to follow

$$t_7 \geq 5 \text{ msec}$$

8. OPTICAL CHARACTERISTICS

8.1 TEST CONDITIONS


Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V _{CC}	3.3	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Inverter Current	I _L	6	mA
Inverter Driving Frequency	F _L	61	KHz
Inverter	H05-4915		

The relative measurement methods of optical characteristics are shown in 6.2. The following items should be measured under the test conditions described in 6.1 and stable environment shown in Note (6).

8.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast Ratio		CR	$\theta_x=0^\circ, \theta_y=0^\circ$ Viewing Normal Angle	300	400		-	(2), (5)
Response Time		T _R		-	5	10	ms	(3)
		T _F		-	11	16	ms	
Average Luminance of White		L _{AVE}		150	185		cd/m ²	(4), (5)
White Variation		δW				1.4	-	(5), (6)
Color Chromaticity	Red	R _x		TYP -0.03	0.588	TYP +0.03	-	(1)
		R _y			0.337		-	
	Green	G _x			0.315		-	
		G _y			0.534		-	
	Blue	B _x			0.152		-	
		B _y			0.130		-	
	White	W _x			0.313		-	
		W _y			0.329		-	
Viewing Angle	Horizontal	θ _{x+}	CR≥10	40	45		Deg.	
		θ _{x-}		40	45			
	Vertical	θ _{y+}		15	20			
		θ _{y-}		40	45			

Note (1) Definition of Viewing Angle (θ_x , θ_y):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = L_{63} / L_0$$


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

$$\text{CR} = \text{CR} (5)$$

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R , T_F):



Note (4) Definition of Average Luminance of White (L_{AVE}):


Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

$L(x)$ is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

$$\delta W = \text{Maximum } [L(1), L(2), L(3), L(4), L(5)] / \text{Minimum } [L(1), L(2), L(3), L(4), L(5)]$$



9. PRECAUTIONS

9.1 ASSEMBLY AND HANDLING PRECAUTIONS


- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) To assemble or install module into user's system can be only in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) It's not permitted to have pressure or impulse on the module because the LCD panel and Backlight will be damaged.
- (4) Always follow the correct power sequence when LCD module is connecting and operating. This can prevent damage to the CMOS LSI chips during latch-up.
- (5) Do not pull the I/F connector in or out while the module is operating.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) It is dangerous that moisture come into or contacted the LCD module, because moisture may damage LCD module when it is operating.
- (9) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (10) When ambient temperature is lower than 10°C may reduce the display quality. For example, the response time will become slowly, and the starting voltage of CCFL will be higher than room temperature.

9.2 SAFETY PRECAUTIONS

- (1) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.



10.2 PALLET



NOTES:

Corner Protector: L1250mm*W50mm*H50mm

Pallet: L1200*W1000*H135mm

Pallet Stock Dim: L1200*W1000*H1465mm


Weight: Approx. 284kg

Figure. 9-2 Packing method


11. DEFINITION OF LABELS

11.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.




- (a) Model Name: N141I1 - L01
- (b) Revision: Rev. XX, for example: A1, ..., C1, C2 ...etc.
- (c) Serial ID: X X X X X X Y M D X N N N N



Serial ID includes the information as below:








- (a) Manufactured Date: Year: 1~9, for 2001~2009
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U
- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product

11.2 CMO CARTON LABEL





11.3 CARTON LABEL

PKG ID (3S)124161241729112345609886C20 	 REV.A06
DP/N 03J849 	 Vendor ID Loc Id 12416 12416
BOX Qty 20  Made in Taiwan 	 Mfg Id 70896

Type J Label


- Verdana font or equivalent,bold
- 20pt.-all fields
- 203 DPI printer minimum
- Code 128B
- 10-15 mil minimum narrow bar
- .75"minimum barcode height
- .10" or greater quiet zone
- 4.0" x 6.0" label size
- Brady THT -25-402-1 or equivalent
- Brady R6107 series ribbon or equivalent

11.4 PALLET LABEL

FROM :CMO Corporation Tainan, Taiwan 744 R.O.C	TO:DELL COMPUTER 2128 West Braker Austin TX		
P.O.NUMBER 12345678 			
 DELL P/N 12345			
COUNTRY OF ORIGIN TW 			
 PACKING LIST# 1234567890123			
PACKING LIST QTY 654321 			
 DESTINATION MAS LOC 60			
DESTINATION LOCATION B4 			
AIRBILL NUMBER 12345678901234567890 			
PKG CNT 999 OF 999	BOX CNT 12345	REVISION A00-00	SHIP DATE Apr 29,2003
PART DESCRIPTION XXXXXXXXXXXXXXXXXXXXX 12345678901234567890123456789012345678901			



Type K Label

- Verdana font or equivalent,bold
- 12pt.-all descript fields
- 10pt.-all data fields
- 203 DPI printer minimum
- Code 128B
- 10 mil minimum narrow bar
- .30-.50"minimum barcode height
- .10" or greater quiet zone
- 4.0" x 6.5" label size
- Brady THT -78-402-.9 or equivalent
- Brady R6107 series ribbon or equivalent



NOTES:
1."*" MARKS THE DESIGN CRITICAL DIMENSION.
2."Ⓟ" MARKS THE PROCESS CRITICAL DIMENSION.
3.MAX.SCREW LENGTH: 2.5mm.
4.MAX.SCREW TORQUE: 2.0kgf-cm.

Mark	Description	Date	Changed_By	Approved_By	ECN No.	Remark
1						
2						
3						
4						
5						
6						
7						
8						

TITLE		MODULE OUTLINE N14111-L01				2D REV.1		
						3D REV.1.0		
Approved	BILL SHEU		Drawing No.	N141141011				
Checked	YULE LIN		Part No.	NA				
Drawer	SHUNNAN		Material	NA		Sheet	1 / 1	A2
Designer	SHUNNAN		Date	17-Jan-2005	Scale	3:5	Unit:mm	
			CHI MEI					
OPTOELECTRONICS CORP.			ALL RIGHTS RESERVED, COPYING FORBIDDEN.					